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The purpose of this paper is to present an overview of the hardware and software design of the digital modem showing its unique features and results of satellite testing. Time transfer performance is achieved in the hardware by a combination of stability, matching and calibration. Hardware stability is achieved by using synchronous digital methods in both the transmitter and receiver sections. Analog components are kept to a minimum and are wide band where possible to promote delay stability. Identical narrow band filters are used in the transmitter and the receiver section to help match temperature dependent delays.
Time transfer between sites is a master slave technique, a master site transferring time to a network of slave sites. The master transmits first, specifically addressing a slave site and the slave site responds. This allows the master to operate on a predetermined schedule based on satellite availability, and the target to respond based only on signals it receives.
Once communications has been established, data is exchanged in both directions through the satellite, thus eliminating the need for an additional communication path.
A personal computer (PC) is used
f o r operator interface, modem control, data collection and processing. With this method, both sites can be automated. Initial tests have been conducted to evaluate and verify modem performance and reduce the effects of other systematic errors. Modem tests at a common location were performed by direct connection and through two VSAT's.
Tests used a common oscillator to the two modems to examine optimum comparison conditions. The test results will be presented.
Design Philosophy Figure 1 shows a block diagram of the principle o f the two way measurement.
If the hardware sections are matched and corrections are made for the Sagnac effect on the propagation path, the clock difference can be found by taking half the difference in the measurements.
The system uses a Spread Spectrum Pseudo-Random Number (PRN), Code Division Multiple Access (CDMA), Binary Phase-Shift Keying (BPSK), modulation to transmit timing pulses and data between modems.
The hardware was designed with as much digital hardware as practical for stability and compatibility with other modem designs or other CDMA sys t ems.
Digital Hardware
Hardware Time transfer performance is achieved in the hardware by a combination of stability, matching and calibration. Hardware stability is achieved by using synchronous digital methods for most of the system in both the transmitter and receiver sections, along with wide band analog components to promote delay stability and matched narrow band filters in transmitter and receiver sections for canceling temperature dependent delays. See figure 2 .
The digital section can be divided into two areas, the real time digital hardware functions and programmable functions.
The real time Digital Signal Processing (DSP) hardware functions consist of a transmit section, a receive section and a timing section.
Digital Transmitter Section
The transmitter section consists of a transmit code rate Numerically Controlled Oscillator (NCO) and code generator. The equation below is the standard equation for the output frequency of a 32 bit NCO. Analog Hardware
The analog components of the receiver are a relay for testing, a filter to prevent aliasing, an attenuator to control signal levels and two amplifiers for gain. The analog parts of the transmitter are a free-running oscillator at seventy MHz, a bi-phase modulator to add the code and data on the signal, an attenuator to control drive to the VSAT, an amplifier for gain, a filter to limit bandwidth and a relay for testing. Except for the filters, all of the analog signal parts are wide band to achieve delay stability. The narrow band filters are identical and located close together to help canceling temperature dependent delays.
Analog Digital Interfaces
The interfaces between the analog and digital sections are a D flipflop that drives the bi-phase transmitter modulator and an Analog to Digital Convertor (ADC) in the receiver. All the interface functions are clocked with the same twenty-five MHz.
With a 32 bit NCO and a clock of twenty-five MHz the frequency steps are -0.0058 Hz. The wanted frequency might be off by as much as half this step. To overcome this problem the control word to the NCO is switched for four clocks on each output cycle of the NCO to a value that is X higher than the control word. This reduces the effective size of the accumulator by 4X to 2 -3 2 -4X.
The equation for the output frequency becomes
This allows both the numerator and denominator to be programmed giving almost an unlimited selection of output frequencies.
In this system the transmi t code rate NCO can be set at any frequency in steps of l/n where n is any integer up to 4 2 . One Hz steps are used to generate the one P u l s e P e r S e c o n d ( P P S ) synchronization pulse in the transmitter system. See figure 3 .
Digital Receiver Section
The receiver contains a receive code rate NCO, code generator, carrier to baseband down conversion and correlators.
The baseband down conversion uses a NCO to generate an In (I) phase and a Quadrature 
Timing Section
The timing section is synchronized to the external one PPS and five MHz and is used to control the transmitter and to time tag the received data. Part of the modem start-up is to synchronize the internal timing section to the external one PPS. The first step in synchronizing is to measure the peak amplitude of the external one PPS and set an input threshold based on the peak level. The level is measured by using a comparator with one input connected to the one PPS and the other input connected to a digital to analog convertor (DAC) . The output of the DAC is increased until the output of the comparator is stable and then the comparator is set to a fraction of this level. nanoseconds. Additional hardware is available in the modem to add phase noise to the output of the receive code rate NCO to correct this problem. This noise will have a uniform distribution over and a peak-to-peak range of forty nanoseconds. This addition takes place before the time quantization of forty nanoseconds.
Signal Search
A model of the four components of the correlator outputs is given below.
CORRELATOR OUTPUTS LOOP FILTER INPUTS
M = SIGNAL MAGNITUDE R = CARRIER PHASE ERROR RADIANS C = CODE OFFSET ERROR IN CHIPS D = DATA MODULATION IN RADIANS E1 = IN PHASE EARLY EQ = QUADRATURE PHASE EARLY L1 = IN PHASE LATE LQ = QUADRATURE PHASE LATE For -.5 < C < .5 E Q = M ( . 5 -C ) s i n ( R + D ) L Q = M ( . 5 + C ) s i n ( R + D ) E I = M ( .~-C ) C O S ( R + D ) L I = M ( .~+ C ) C O S ( R + D ) SIGNAL LEVEL SQUARED M -2 = ( E1 + L1 )*2 + ( EQ + LQ )^2
CODE LOOP INPUTS C = (LI^2-E112+LQA2-EQ^2)/(2M-2)

CARRIER LOOP INPUTS R = ARCTAN((EQ+LQ)/(EI+LI))
To acquire the signal, the correct carrier frequency and phase and code phase must be found.
The carrier frequency can be offset from nominal by the seventy MHz crystal at the transmitter, the VSAT oscillators, the satellite oscillator or the clock at receiver. complex samples are saved, the length of one code period. The first sample of the block is synchronized with the code period to prevent possible cancellation if a data bit transition occurred in the middle of the block. An FFT is calculated on the block of 64 complex points. The output of the FFT is scanned to find the maximum frequency. If the energy at this frequency is significantly greater than average energy in all of the non-adjacent frequencies, a signal is assumed to be present. The search is performed over the entire code period to insure that the maximum peak signal is found and that the modem does not lock on to a lesser peak. After the peak is found an estimate on the frequency is calculated by looking at the magnitude of the largest frequency found by the FFT and the magnitude of the largest adjacent frequency. The carrier NCO is tuned by this calculation to reduce this frequency from the output of the correlators to much less than 304 Hz. A second carrier NCO adjustment is made by watching for over a second the complex spinning rate on the output of the correlators. At this point the code phase and carrier frequency are close and the phase locked loops for both the carrier and code can be enabled.
--
Code
and Carrier Tracking
Loops
The error signal for the carrier loop is R and the code loop is C in the equations for the correlator outputs.
A double argument arctangent routine could be used to solve for angle of the carrier and data phase errors, R+D, but the single argument arctangent routine produces an output that is independent of D. The PI ambiguity in the routine is the same as the data modulation.
The DSP software calculates the value of C and R for carrier and code and they are used as inputs to two digital filters. The output of the filter is added to the approximate center frequency value and feeds the results are feed to the NCO. This forms the carrier or code phased locked loop. If C and D are within bounds, both loops are independent of M and D and the carrier loop is independent of C and the code loop is independent of R. This operation is done at the 608 Hz rate of the code epochs. Bit Synchronization The purpose of the bit synchronization is to mark the second point in the message. The synchronization word is 32-bits long for convenience. It is sixteen zeros followed by sixteen ones. This pattern was chosen to resolve the 180-degree phase ambiguity problem with bi-phase modulation, to use most of the ASCII character and to match the word size in the processor. Synchronization is recognized by looking for sixteen zeros followed by sixteen ones or by looking for sixteen ones followed by sixteen zeros. This data contains a synchronization pulse that repeats every second, t ime of day, m e a s u r e m e n t , a n d s t a t i o n identification information. There is also area in the format for general purpose communication. The source of the general purpose communication data is taken from a disc file on the PC and is passed through the dual port ram to the DSP system. The DSP merges this data with the synchronization pulse, time of day and measurements. Using the Direct Memory Access (DMA) interrupt and serial port features of the TMS320C30, a serial bit stream drives an exclusive or circuit in the transmit code generator. The received data is processed by the DSP system. Working with the data from the correlators it searches for the synchronizing pulse and resolves the 180 degree ambiguity of the data. This information is then passed through the dual port memory to the PC where it is split and the parts are stored in different files.
Test Results
Initial tests have been conducted to evaluate and verify modem performance and reduce the effects of other systematic errors. Modem tests at a common location were performed with single and dual VSAT' S. All tests used a common oscillator and location to the two modems to examine modem stability.
A pair of power dividers were used at seventy MHz and the single VSAT case to connect the two modems to the VSAT.
No attempt was made to match cable lengths or calibrate the modems.
The test did not examine the effects of cross correlation because of the common clock and common up-link distance. Future tests to examine cross correlation will use an offset between the oscillators of the two modems to look at the non-linear characteristics in time transfer data. Two distance locations will also show cross correlation problems but additional information will be needed to separate clock and range changes from the cross correlation problems. For most of the test a 200 pic0 seconds noise level was showed on the data with day-to-day repeatability below this level. Two problems have been seen in the data. The data on a pass-to-pass basis will occasionally jump twenty nanoseconds due to a twenty-five MHz clock slip in one unit, half a clock period. Faster chips are going to be used to fix this problem.
A second problem is a discrete change of one to two nanoseconds. This problem has not been pinpointed at the present time. Figures 8 and 9 show the performance of the modem and figures 10 and 11 show the two modem problems. 
